Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A QUESTION about the Cgd of the NMOS

Status
Not open for further replies.

poweric

Member level 5
Joined
Oct 29, 2006
Messages
80
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,733
while the NMOS opearate in the SAT
the Cgd is about 0
why ???
i dout know the reason

thank you for help
 

becoz there is no channel on the drain side in saturation region.hence no capacitance
 

    poweric

    Points: 2
    Helpful Answer Positive Rating
due to channel lenght modulation there is no channel at the drain side of MOS when it is biased in deep saturation region, so the overlap capacitance between gate and drain get added with oxide capacitance bcoz under gate oxide surface at drain end there is a depletion region which act as insulator and over all capacitance included gate drain overlap capacitance.
 

    poweric

    Points: 2
    Helpful Answer Positive Rating
An easy way to think about it is that now you have one plate (your gate), you have dielectric (SiO2) but your bottom plate (channel) is missing at drain side due to channel length modulation. That's why your Cgd now is nearly zero.
 

    poweric

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top