Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A question about empty instance in LVS, such as embedded OTP cell. Thanks!

Status
Not open for further replies.

lotoy

Member level 1
Joined
Jun 2, 2005
Messages
32
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,513
Hi,All,

There is an OTP cell in my chip, which is an IP, and will be merged by foundry, so
I can not get GDS or netlist of OTP, except an empty layout instance with only top metal.
How can I ensure the correctness of LVS? I have tried, and if I connected the OTP wrongly in purpose,
LVS can still pass.
How can I find the discrepancy if I made the mistake really?
Thanks in advance!
 

If you have an lvs view of your OTP cell (a copy of its symbol view), the LVS should find an incorrect connection.
 

I believe you want both an LVS rep (w/ requisite pins) -and-
a check (DRC?) that flags any intrusion to the core (defined
by ???) by any object not part of the cell. I've occasionally
had an instance or polygon end up in a wrong place by
being included in a copy or move group by mistake. With
no underlying content, this (a loose chunk that ends up
under your IP block) can't be caught by DRC or LVS.

This is a creepy aspect of using other peoples' IP. You have
to trust somebody who won't even let you look at what you
have bought, er, rented.
 
  • Like
Reactions: lotoy

    lotoy

    Points: 2
    Helpful Answer Positive Rating
Thanks!
The OTP cell is included in digital block, so there is no empty analog -circuit schematic which has a symbol can be made.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top