Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A question about delay of NAND gate

Status
Not open for further replies.

incol

Full Member level 2
Joined
Jan 18, 2005
Messages
146
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,090
If A and B are NAND inputs, by the normal structure, the delay from A and B to output are different, is there any method to let delay of them to be equal? thanks a lot!
 

KerimF

Advanced Member level 4
Joined
May 17, 2011
Messages
1,461
Helped
374
Reputation
756
Reaction score
370
Trophy points
1,363
Location
Syria
Activity points
12,314
Do you have an idea about the timing?
 

incol

Full Member level 2
Joined
Jan 18, 2005
Messages
146
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,090
Hi, KerimF
thanks, but i don't understand what does it mean
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top