Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

a question about bandgap testing results,thx!

Status
Not open for further replies.
L

lotoy

Member level 1
Joined
Jun 2, 2005
Messages
32
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,513
Hi,
In lab, i have tested the chip with an bandgap, but the results confused me. when power supply ramps up, the output of bandgap will go down gradually.and this issue only happens when ADC begins to work. In only bandgap working mode,bandgap output is constant with power supply ramping up.
I don`t know why, pls give me some advice!
thank you in advance!
 

what about your BGR load with ADC?
 

stoned said:
what about your BGR load with ADC?
Click to expand...

The load of BGR is a swithed cap, about 2MHz. In my simulation, vref has enough time to settle in one cycle, so there is little droop. However, the droop has any relationship with Power ramping up?

pls give me furter suggestion! thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top