Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A gate driver with limited swing

Status
Not open for further replies.

kbx

Newbie
Joined
Apr 28, 2019
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
35
Hi,

I am working in a process with Vgs_max = 6V. However I have a supply of 7V. My input clock is 0-to-3V swing. What would be the best gate driver architecture to convert this input signal to drive a PMOS, such that its swing would be (approx) 1V-to-7V?

Thanks,
KBX
 

Hi,

maybe an analog CMOS switch and a couple of resistors....

Without knowing about currents and frequency and so on ..... all we can do is guessing.

Klaus
 

Hi,

A 1V to 3V Vgs fully-on NMOS with drain on 7V supply controlling the PMOS gate, used as a level-shifter, maybe.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top