Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

a doubt while designing a cmos inverter in cadence 614

Status
Not open for further replies.

sumansamui

Member level 1
Joined
Aug 12, 2011
Messages
35
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,484
hello friends i have designed a cmos symmetric inverter using gdpk180 library .....in this technology the nominal value of vdd is 1.8volt......but if i changes the vdd=0.5 or 1v cmos is still performing the same inverting action.how this is happening?
 

Depends on the transistor threshold voltage. Most likely, you get lower transistor currents and thus lower speed at lower supply voltage.
 

The working voltage of a process is usually the maximum. You can design for use at lower voltages provided you have enough voltage to turn the transistors on.

Keith
 

but as far as i know mininmum vdd should be=Vtn +|Vtp|
 

Not really. You only need one transistor turned on at a time for an inverter, not both.

Keith
 

but in that case we will get only one cycle over n over causing hysteresis ........that is expectable but i m getting normal inverting action having full voltage swing
 

I am not sure what you are expecting? Yes, the positive and negative going thresholds could be different but it will still be an inverter and have full Vss to Vdd output swing.

Keith
 

You'll need to look for dynamic behaviour (delay, rise and fall time) or output current strength to see an effect of the low supply voltage.
 

some times i am getting -ve delay if vdd=3V or above .whay -ve delay actually means?

---------- Post added at 10:05 ---------- Previous post was at 10:03 ----------

i am expecting a hysteresis curve......if vdd <vdd(min)
 

I don't know how you are measuring delay but a negative delay to me means the output is changing before the input does. That doesn't make sense. You need to show your circuit and transient simulation waveforms.

Keith
 

thanks for reply .i have solved the problem .
 

Hi frnd,

u need to see book by Rabaey for it see chapter5 on inverters.

Even below the threshold the inverter will work even at values of o.02 V...the graphs are self explainatory...read the book.





[REMOVED - MODERATOR. Every post says "Did you find this post helpful? Click: Yes" - you don't need to repeat it]
 

Hi,

First of all P and N transistors in CMOS designs for digital ckts cannot have the same W/L ratios, ie, the transistor cannot or should not be symmeterical. This is because of the mobility difference in P and N transistors. N transistors have higher mobility than P and so to offset this difference, the P transistor is always designed at least 3 times larger than the N transistor. This will give you equal rise and fall times or equal voltage swings from HIGH to LOW.

Secondly, if you reduce the VDD of a digital circuit, it will still work as designed, but the output voltage swing will be lower, ie, you will not get full +3V (VDD) swing for logic 1, etc. You cannot keep on decreasing the VDD of a transistor below a certain level as this voltage is what sets up the electric field in the MOS that is responsible for the proper formation of the channel.
If Vdd is reduced too low, the channel will not get formed properly leading to poor functioning of the device.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top