Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

90nm calibre LVS error

Status
Not open for further replies.

Alipoursaadaty

Member level 2
Joined
Dec 4, 2015
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
12,117
Hi guys
I drew an LNA layout. I got DRC with *.DN.* and CSR.* error & ignored them.
But now, when i want to take LVS, i get "Source could not be raed" error as shown in the picture that it has attached to this message.
You can see input option settings in the second picture i attached.
How can i resolve it???
please help me
Untitled.jpgUntitled2.jpg
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,114
Helped
2,694
Reputation
5,368
Reaction score
2,294
Trophy points
1,393
Location
Germany
Activity points
44,063
A distinct error message, I'd say. Try & find the "RPPOLYWO" SUBCKT in the given filename. If it's not there (probably), then check where this SUBCKT lives (analoglib ?) and add the appropriate filename to your Inputs setup.
 

Alipoursaadaty

Member level 2
Joined
Dec 4, 2015
Messages
44
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
12,117
A distinct error message, I'd say. Try & find the "RPPOLYWO" SUBCKT in the given filename. If it's not there (probably), then check where this SUBCKT lives (analoglib ?) and add the appropriate filename to your Inputs setup.

Thank you for replying.
But i get this error. It says not compared.
Is this error for LVS option settings???
Untitled.jpg
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top