Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clocking in Virtex II - DMC clock to DAC, howto?

Status
Not open for further replies.

osbourne

Member level 2
Joined
Jun 13, 2005
Messages
44
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,827
Hi,

I have connected an external clock to a global clock pin (GCLK) of the Virtex II 6000 FPGA. This clock is internally connected to a DCM to generate another clock (multiple of the external clock).

Now I want the DCM generated clock connect to a DAC as a sampling clock. Do I have to connect the internally generated clock (by the DCM) again to a GCLK pin or is it possible to connect outgoing clocks to a general purpose pin ?
 

Re: Clocking in Virtex II

you can work on this flow:

external clk(GCLK PIN) --->IBUFG------>DCM-------->BUFG------->output(use IOB's reg)---->normal I/O pin.
 

    osbourne

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top