Want to design a circuit that takes a serial data stream from data in input. The output of the
circuit is high if data in on previous four clocks has even number of ones. E.g. the
output on nth clock is high if the data in on clocks (n-1), (n-2), (n-3) and (n-4) has
even number of ones.
Can anyone please help me with the State Machine of the same ?
Hi
Well i will suggest you a rather easy solution. Design a 4-bit shift register (SISO) and take the outputs of the 4 flipflops and give it to 4 i/p XNOR gate the o/p of XNOR gate will be ur even parity generator.
Hope u will find this post helpful.