Non AMP

3T XOR with CNTFET in HSPICE

Thread starter Toyona Entwined
Start date Nov 22, 2014

Status: Not open for further replies.

Nov 22, 2014

#1

T

Toyona Entwined

Newbie level 4

I have been trying to design a full adder with CNTFET stanford model using the existing 3T XOR for MOSFET. I dont really understand why the output for CNTFET is so degraded for 3T, but its ok for 6T XOR. The pictures show only the 'A XORed with B' stage for 6T and 3T. Anyone?

https://obrazki.elektroda.pl/8619194000_1416677684.png
https://obrazki.elektroda.pl/4165942300_1416677684.png

Status: Not open for further replies.

Similar threads

P
multi-threading/ multiprocessing in the hspice
- Started by parminder
- Feb 24, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)
P
Cadence Virtuoso netlist issue in synopsis hspice.
- Started by parminder
- Feb 1, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
P
Generating an array in .sp file for Synopsis Hspice
- Started by parminder
- Feb 12, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
P
measure the waveform value at particular instant of time in hspice
- Started by parminder
- Feb 16, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
What is the difference between SI in prime time and SI in HSPICE?
- Started by Collang2
- Dec 7, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)