Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Wire Shielding sensitivity signal

Status
Not open for further replies.
V

vishnuu.in

Newbie level 4
Joined
Jun 18, 2015
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
43
Why we are shield the sensitivity signal to lower potential node??
 

Because shielding potential doesn't matter for the purpose of shielding.
 

I've had designers want vss on one side of a signal and vcc on the other. Some are fine any DC signal as a shield. Ask your circuit designer what he wants to use as a shield.
 

what are diffrent scenarios to use vss or vdd shield. eventhough some prefer vss shiled there are cases of vdd shiled as well
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top