Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] 22-bit serial shift bit stuff Q

Status
Not open for further replies.

Wolf99

Junior Member level 3
Joined
Jan 18, 2011
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,497
Hi There
We recently started development with some samples of data delay devices pulse generator 3D7622-2, and are currently troubleshooting one or two little niggles.
In the device datasheet it of course specifies 22 bits serial input register, however I am unsure as to how extra, unused, byte stuffing bits should be handled.
If transmitting 3 bytes/24 bits to the device, should the two stuffing bits be shifted prior to the MSB or after the LSB?

**broken link removed**

Many thanks
 

It's obvious from the Figure 4: Address Update, that the bit's have to be stuffed on the MSB side.
 

Thanks FvM, Just needed to double check myself! :)
 

when AE goes high, data can be shifted into the register. the last 22b shifted through are then registered when AE transitions low.

This has implications that AE should normally be low, and should transition high when a new address is to be loaded. many SPI designs are not this way.

The data is shifted in MSB first. not all serial protocols use this method.

in your case, shifting 24 bits in, the upper 2 bits are unimportant and can be 1 or 0 (as long as the shift-out is unused). likewise shifting 32b into the unit can be done if the upper 10b (the first 10 bits transmitted) are "don't cares" and the last 22b shifted out are the address, with the LSB being the last bit transmitted. these upper 10b are shifted out of the device, if that pin is connected to anything.

AE cannot transition until the end of an address update. and SPI controller might send 8b at a time, toggling its CS (the AE signal here) multiple times per transmission. If a microcontroller's SPI interface is used, you must either set the CS line to stay high during the address transmission, or you must add code and make the AE line be GPIO.

finally, the data to the shift register is clocked by the rising edge of the serial clock. Further, setup/hold times must be met. This can be an issue if the clock polarity is incorrect, as the data might change at the same time as the clock. (among other things)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top