Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
I had uploaded an IEEE paper from Christoph Sandner et al.: "A 6-bit 1.2GS/s Low-Power Flash-ADC in 0.13µm Digital CMOS" IEEE JSSC, Vol. 40, 7, JULY 2005 , but it has been removed by Edaboard Admin (IEEE paper uploading isn't allowed).platforma said:which one?
Lower offset means larger input FETs and hence lower fT.platforma said:I tried this topology but I have offset problem . these opamps are working 500Mhz but they have offset such as 4-5mV. but I have 20mV range for every step. 2^6=64 step . so 4mV is large for me when I decreased offset I have settling problem. I didnt find any opamp with low offset and high speed at 0.18tsmc . any suggestion for high speed and low offset opamp . or a new topology.