Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

10ns CPLD and 133MHz bus

Status
Not open for further replies.

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
959
Helped
40
Reputation
82
Reaction score
22
Trophy points
1,298
Location
Florida, USA
Activity points
9,112
How can work a CPLD based peripheral, connected to a 133MHz DSP external bus in a PCB?

How can access the DSP to this? only with a lot of wait cycles?

What is the relationship between the max 300MHz clock frequency, and an internal 6ns delay (-6 speed grade)? What can it do in 256MHz with that 6ns internal delay? I think it is a contradiction.

If I design a 5 stage synchronous combinatorial logic, does it need 6ns/stage to create the output?
 

Hero

Full Member level 2
Joined
Mar 6, 2002
Messages
145
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
1,608
You need to give some additional explanations.

Period for 133MHz bus is 7.5ns. Setup and hold time in CPLD registers need to be less than this time.

Maximal frequency of CPLD depends on critical path in your design so check CPLD report and choose appropriated speed grade to minimize delay on critical path.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top