Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

10 bit SAR ADC design in Cadence

Status
Not open for further replies.

SuneelKrishna

Newbie
Newbie level 1
Joined
Apr 12, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,287
Respected sir/madam,
I want to design Capacitive dac for SAR ADC for biomedical; implants of 1ksps,.Please help me how to design capacitive based DAC in cadence virtuoso IC 6.1.5 tsmc 0.18um technology gpdk.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top