Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As some others already mentioned, 0.35 µm, 0.18 m refer to the minimum DRAWN or in other words "MASK" gate length of the transistor. In reality however, the drain and source regions are n+ diffusion regions for an n-channel transistor and diffuse into the area under the gate, that's why the effective length differs from the drawn length (it is smaller). That means, if you draw the layout of a transistor with a gate length of 0.18 µm, the effective length will be maybe 0.15 µm for example. To my knowledge, the width of the gate cannot be as small as the gate (like a square).
0.35 U TECHNOLOGY : THIS MEANS THAT THE MINIMUM CHANNEL LENGTH ( THE LENGHT OF THE POLY OR GATE ) OF THE TRANSISTOR USED IN THE TECHNOLOGY SHOULD BE OF 0.35 U.
THE SAME IS THE CASE WITH THE OTHER TWO TECHNOLOGIES
0.18um : THE MINIMUM CHANNEL LENGTH ( THE POLY OR GATE ) IS 0.18 um
0.90um : THE MINIMUM CHANNEL LENGTH ( THE POLY OR GATE ) IS 0.90 um.
THE 0.35 um TECHNOLOGY IS KNOWN AS " SUB-MICRON TECHNOLOGY "
AND BELOW 0.25 um IS KNOWN AS " DSM - DEEP SUBMICRON TECHNOLOGY"
hi,
In cmos technology,transistor is formed by crossing of polysilicon over diffusion. Here 180nm technology refers to polysilicon width only (this is nothing but channel length).
some body say that 0.18 is the minimum of half of pitch.
what's half of pitch?
and what's the relationship between half of pitch and channel length?
will u send up a picture to explain these?
thank u
Normally u use CMOS tech, and the pitch is the space that goes from a ground line to the next one. u have the ground line, the first transistor, vdd line, the second transistor and then the second ground line. In this picture (It's THE STANDARD for the so called "node technology") half pitch is a dimension little greater than the channel lenght. Example 90 nm -> +- .65 nm Leff
Normally u use CMOS tech, and the pitch is the space that goes from a ground line to the next one. u have the ground line, the first transistor, vdd line, the second transistor and then the second ground line. In this picture (It's THE STANDARD for the so called "node technology") half pitch is a dimension little greater than the channel lenght. Example 90 nm -> +- .65 nm Leff
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
