Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

dynamic and static power dissipation

Status
Not open for further replies.

engrbabarmansoor

Member level 1
Joined
Jan 18, 2007
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,535
what is the difference between dynamic and static power?
How to calculate them?
 

static power is power dissipation for dc supply only. to calculate is just using the equation P=IV

I= IDDQ
V=VDD

using dc operating point analysis you could obtain those value.

-evilguy-
 
dynamic power dissipation has many cases, such as charging and discharging capacitors, overturn of inverter and latch. simulate the circuit for a long period to calculate the average current the circuit dissipates.
 
The amount of power that a chip dissipates per unit area is called its power density, and there are two types of power density that concern processor architects: dynamic power density and static power density.
Dynamic Power Density

Each transistor on a chip dissipates a small amount of power when it is switched, and transistors that are switched rapidly dissipate more power than transistors that are switched slowly. The total amount of power dissipated per unit area due to switching of a chip's transistors is called dynamic power density. There are two factors that work together to cause an increase in dynamic power density: clockspeed and transistor density.

Increasing a processor's clockspeed involves switching its transistors more rapidly, and as I just mentioned, transistors that are switched more rapidly dissipate more power. Therefore, as a processor's clockspeed rises, so does its dynamic power density, because each of those rapidly switching transistors contributes more to the device's total power dissipation. You can also increase a chip's dynamic power density by cramming more transistors into the same amount of surface area.
In addition to clockspeed-related increases in dynamic power density, chip designers must also contend with the fact that even transistors that aren't switching will still leak current during idle periods, much like how a faucet that is shut off can still leak water if the water pressure behind it is high enough. This leakage current causes an idle transistor to constantly dissipate a trace amount of power. The amount of power dissipated per unit area due to leakage current is called static power density.
 
Hi,
Dynamic = Switching + Short Circuit (when the transistors in ON state)
Static = Leakage Power (Sub-threshold + GIDL + .....) (when the transistors in OFF state)

Maybe you can refer to the IEEE Journal on Low Power
 
refer to "Digital integrated circuits" by Jan Rabey.


Dynamic power dissipation=F*C*Vdd*Vdd
F=Frequency
C-capacitance
Vdd-power supply
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top