Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

regarding using arrays in vhdl.................

Status
Not open for further replies.
K

kil

Member level 5
Joined
Feb 15, 2006
Messages
89
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
banglore
Activity points
2,032
i have a question regarding coding using VHDL............

i have a situation where i need to convert my serial data to parllel data and change that parllel data to 810 bytes parllel data............

how can i proceed with this situation

whether i have to use multiple arrays or what is the possilble solution?


regards
kil
 

kil said:
i have a question regarding coding using VHDL............

i have a situation where i need to convert my serial data to parllel data and change that parllel data to 810 bytes parllel data............

how can i proceed with this situation

whether i have to use multiple arrays or what is the possilble solution?


regards
kil
Click to expand...

You need:
1. 7-bit shift register.
2. 3-bit ring counter.
3. 8-bit FIFO with 810-space.
4. controller

In general:
the register is shifting the serial input into the register at each clock.
also the counter is enables and is increased by one at every clock.
at the 8'th count the contents of shift-register plus the current serial-input is latched to the FIFO while the WR signal is the output-counter compared to "111"...

The controller should be consider in details.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top