Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why we take vdd/2 as a switching point in inverter?

Status
Not open for further replies.
why vdd/2

mid-supply is the most normal point as it gives equal margin for the High and the low login ,,
BTW do u have better option :D
 

why vdd/2

Switching point at VDD/2 will give you also equal rise and fall times for the outout.
 

Re: why vdd/2

if you switch from vdd to vdd/2 will affect on your signal amplitude not on rise time fall time.
 

why vdd/2

There is no need actually to set inverter's switch point to VDD/2.
 

Re: why vdd/2

it would get max noise margin,both low noise limit and high noise limit.
Actually ,you needn't do it because it will be a big P/N ratio.
 

why vdd/2

i believe vdd/2 is also used to obtain higest possible o/p before clipping of signal
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top