Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

When do we need to double clock the signal before presenting it to a state machine?

Status
Not open for further replies.
V

vsrpkumar

Member level 4
Joined
Mar 26, 2006
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,830
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
 

Doubt in digital

the signal is asynchronous to the clock of the state machine!!
 

Doubt in digital

signal came from different clock domain.
 

Re: Doubt in digital

i think for setup time andhold time constraints
 

Re: Doubt in digital

This paper will give you a fair bit idea abt it.

--cmos_dude
 

Attachments

  • cummingssnug2001sj_asyncclk_2045.pdf
    183.2 KB · Views: 84

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top