Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How can I implement a leading zero detector?
If x+y=z(they are all 50bit),and I want to know the leading zero of z only use x and y,so how can I do that?
stop when first '1' observed xn, yn.
if xn= yn =1 the one left zn+1 bit is leading.
else look at the right xn-1,yn-1 : if xn-1 = yn-1 =1 then it zn again
else if xn-1=yn-1= 0 its zn.
else look at the right xn-2,yn-2
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
