Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

edif simulation in model/sim

Status
Not open for further replies.
E

eda_wiz

Advanced Member level 2
Joined
Nov 7, 2001
Messages
653
Helped
58
Reputation
116
Reaction score
29
Trophy points
1,308
Activity points
6,195
modelsim edif

Hi,
Can I use modelS/Im to simulate edif files .
i am using Active H/D/l for edif simulation.
After FPGA synthesis (output netlist is in edif format )how can simulate it with model/sim.

If I cant. Is there any other way to verify synthesisd output with modelsim

tnx
 

edif simulation

Normally you can make a past synthese simulation with the edif file in ModelSim. But this simulation takes really a long time.
But I'm sorry, I don't know that it goes, but not how. I have a look in the ModelSim Tutorial and the I ask you what you have to do!!

Phytex
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top