Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
chungming,
Slew rate limit is the minimum guaranteed rate of change of output voltage with respect to time (dv/dt) capability. It is frequently specified as volts/microsecond. One implication of slew rate limiting is that the bandwidth of a circuit can be dependent on the amplitude of the output.
Regards,
Kral
the current ablity of opamp with a output stage is large and never cause slew rate limit. i suggest you should read the book writen by RAZAVI, in chapter 9,there is a detail description about the cause of SR limit.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
