jimjim2k
Advanced Member level 3
Hi
A Logic Verification and Debugging System
A Formal Equivalence Verifier for Digital Circuits
A Fault Simulation-Based Approach to Design Error Diagnosis
1. h**p://cadlab.ece.ucsb.edu/group_home/Downloads/Aquila_ErrorTracer/Manual.htm
* -> t
tnx
A Logic Verification and Debugging System
A Formal Equivalence Verifier for Digital Circuits
A Fault Simulation-Based Approach to Design Error Diagnosis
1. h**p://cadlab.ece.ucsb.edu/group_home/Downloads/Aquila_ErrorTracer/Manual.htm
* -> t
tnx