Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ATmega128 + External Memory Interface

Status
Not open for further replies.

shashavali_m

Member level 4
Joined
Apr 18, 2005
Messages
70
Helped
1
Reputation
2
Reaction score
0
Trophy points
6
Activity points
0
atmega external memory

Hi all,

I want to interface Atmega128 with 64k External memory.Can anybody post any reference design regarding this or any link which can help me.
Thanx in advance
 

atmega external ram

What's wrong with the info shown inside datasheet ?
http://www.atmel.com/dyn/resources/prod_documents/doc2467.pdf

The interface consists of:
• AD7:0: Multiplexed low-order address bus and data bus.
• A15:8: High-order address bus (configurable number of bits).
• ALE: Address latch enable.
• RD: Read strobe.
• WR: Write strobe.

Use an 74AC573 latch due to the high-speed operation of XRAM interface.

Start with two wait cycles during read/write and one wait cycle before driving out new address.
If succesful decrease the wait cycles down to no-wait states.
Setings according to page 30 of data sheet.

You can find an example software on page 33 of datasheet.

A list of recommended SRAM devices can be found on page 12 of STK501
and additional info about interfacing external SRAM to ATmega128.
This is an addon board for STK500 in order to support ATmega128.
The schematics of STK500 can be found here:
http://instruct1.cit.cornell.edu/courses/ee476/AtmelStuff/STK500_Schematics.pdf
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top