Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem with designing OTA for LDO

Status
Not open for further replies.
J

jutek

Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
OTA

hello

could you tell me what's happening.

I design an OTA for LDO and met this problem. When i do .OP and polarize inputs with a given voltage, everything is alright. I've got 100V/V gain and so on.

How to set AC properly to achieve the same results?
I simulate LDO with an open loop. negative input is grounded through small resistor and AC=1 signal is connected to positive one.

regards

luke
 

Re: OTA

I meet such quetion also!
I cann't solve it too.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top