Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

bcd to excess 3 covertion

Thread starter nee_naresh04
Start date Dec 17, 2005

Status: Not open for further replies.

Dec 17, 2005

#1

N

nee_naresh04

Member level 2

in bcd to excess 3 code convertion 1010 to 1111 are dont care conditions...how to find don't cares without simplifing the expression...

Dec 17, 2005

#2

Davood Amerion

Advanced Member level 2

what do you mean?
dont cares are known and are 1010-1111 !

Status: Not open for further replies.

Similar threads

B
[SOLVED] Trying to debug binary to bcd using double dabble algorithm.
- Started by BojackHorseman
- Oct 7, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
B
Problems in UART Communication using Nexys 3 board
- Started by BojackHorseman
- Jan 3, 2023
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
R
A way to reduce simulation time
- Started by Raeiu
- Feb 2, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top