Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have a question on how to minimize the start-up time my current reference starts to go constant. If you have an answer please comment, highly appreciate it! Thanks
You say "time" but you appear to show voltage. If voltage
ramp time is long then so will be startup time, because you
have a minimum headroom requirement.
This is where a power-on-reset circuit comes in, which
just keeps everything else quiet until reference is up
(or close enough). It can probably be taken off the startup
circuit with a little extra gain / offset / buffering.
If you have that, and you need some "stuff" to receive
-a- (not to say, a -good-) reference, then maybe
analog-mux between the real reference and a dumb
resistor-FET-FET (-FET-FET) stack based on the POR
state. But really, 0.9V of headroom for a 4-FET stack
is not much. To do better incrementally, use wider
devices (lower current density). Or go to a simpler
(likely less accurate / consistent) topology.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
