Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TPS54331 oversupply output no load voltage is not proper

Status
Not open for further replies.

dhiraj.mahajan

Member level 1
Joined
May 29, 2017
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
265
hii
i am using tps54331 regulate is input is 4.5 to 6V and i have required 3.3v constant to vary input voltage 4.5v to 6V or 6V but in no load not proper 3.3V is generate ...above given waveform for no load output ...plies surges me what is bug in design
 

Attachments

  • TEK0003.JPG
    TEK0003.JPG
    195.4 KB · Views: 143
  • Screenshot_1.jpg
    Screenshot_1.jpg
    54.5 KB · Views: 145

Generally DC-DC converters require minimum load to work properly unless it's specifically designed to work under no-load condition.
 

but I have 10mA lode then this is also same behavior ...but in datasheet is given lees than 1uA then this gon in shutdown mode
 

Attachments

  • Screenshot_3.jpg
    Screenshot_3.jpg
    163.4 KB · Views: 80

but I have 10mA lode then this is also same behavior ...but in datasheet is given lees than 1uA then this gon in shutdown mode

It's referring to the current consumption of the IC itself (Quiescent current) when you disable the converter from its EN (pin - 3). It is no referring to the load.

- - - Updated - - -
 

Hi,

* Do you have a proper PCB layout .. according datasheet recommendations, similar to the layout example?
A breadboard test will not give useful results.

Please do two tests:
* connect a 330 Ohms resistor to the output. (10 mA load) --> what is the result?
* disconnect L1 and C1 --> what is the result? (L1 and C1 form a undaped resonant. It´s likely that this causes some ringing which may confuse the regulation loop at low loads)
I personally don´t like those undaped LC circuits.

BTW: your uploaded schematic picture is of bad quality - impossible to reead all part values.

Klaus
 

hii Klaus
in voltage 5V and lode resistor is 330E then output waveform is given and L1 and c1 is remove -
 

Attachments

  • Screenshot_4.jpg
    Screenshot_4.jpg
    61.4 KB · Views: 370
  • TEK0004.JPG
    TEK0004.JPG
    187.1 KB · Views: 134

Hi,

your schematic is still difficult to read.

C5 .. is it nF? it should be pF.

Klaus
 

hii
FAF of Schematic
 

Attachments

  • Screenshot_5.jpg
    Screenshot_5.jpg
    43.4 KB · Views: 105
  • G&B Digimech Lock Control V2.pdf
    52.2 KB · Views: 82

As KlausST mentioned, compensation network values are lightyears away from typical datasheet suggestions. How did you arrive at these values?

It's well possible that the inappropriate dimensioning causes the observed instability.
 

The application circuit in the data sheet seems to simulate well on 6 V with a high-value load resistance. It will go into a burst-mode of operation at light loads as shown.

You should use the recommended online app WEBENCH to test, tweak and finalize from your initial design values.
 

Attachments

  • 54311.png
    54311.png
    35.3 KB · Views: 144

hii
But i have required to vary input voltage 4.5V to 6V and output is 3.3V Constant on no lode ..then 6V is same but input voltage will be vary 5V then output voltage is given below waveformTEK0003.JPG
 

Dimension the compensation network values according to design procedure described in the datasheet, try and come back.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top