Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Tapered series fed patch antenna array

Status
Not open for further replies.
I

inass57

Member level 2
Joined
Jan 18, 2018
Messages
48
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Activity points
431
Hi guys,

I'm trying to design a Tapered series fed antenna array, I've started by calculating the conductance of each patch then the width to achieve the SLL of -26dB

However when i put the values in my simulation i barely get a SLL of -15dB.

I would really appreciate it if anyone can help me this.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top