Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Current Reference SS problem

Status
Not open for further replies.

chandlerbing65nm

Member level 5
Joined
Apr 5, 2018
Messages
80
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
709
Hi all!

I have a problem about SS corner of my constant-gm current reference, It goes at farther value at SS. All transistors, except for start-up are saturated. How can I debug this? Thank you for reading.

16265599_1918798045015020_6370150140348510549_n.jpg
 

Attachments

  • iref.PNG
    iref.PNG
    18.1 KB · Views: 63

You call it a constant gm reference but are criticizing the
raw current value.

What can you say about the gm (of which species?) over
the corners set?

What makes you think that only the three simpleminded-est
"digital" corners are what an analog function ought to be
criticized, across?

Have you tried at all to debug this for yourself, such as by
looking at the difference between TT, TS, ST (is it the
PMOS, or the NMOS? Or is it neither, but rather that the
(say) NWell or whatever you use for the current setting
element, a "fellow traveler" to one or the other FETs? Do
you have any idea just what changes (or, is modeled to
change) between the corner cases?

Could be simply headroom related, with more current
in feedback to establish the same loop closure. Check that
by supply corners, I'd say.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top