Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Static timing analysis

Status
Not open for further replies.
H

harshahari

Newbie level 6
Joined
Mar 16, 2018
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Guntur
Activity points
81
what are libraries need to do design in icc compiler?
 

Consult ICC Compiler User Guide documentation.
 

Grossly you will need
: Synthesised Netlist
: PDK
: StandardCell / Memory etc libraries

ICC2 has a new format called NDM

Open a account in Solvnet(it needs your Site ID) and directly search for your questions.
 

As per my understanding we want to do STA after synthesis and after placement and after routing. that's why i sent post like that.
 

harshahari said:
As per my understanding we want to do STA after synthesis and after placement and after routing. that's why i sent post like that.
Click to expand...

Yes, that is correct. You want to do timing analysis multiple times along the way. But the inputs for it are no different than the initial inputs for physical synthesis: netlist, libs, lefs, sdcs, etc.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top