Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Hand calculation of PMOS OPA

Status
Not open for further replies.
chandlerbing65nm

chandlerbing65nm

Member level 5
Joined
Apr 5, 2018
Messages
80
Helped
0
Reputation
0
Reaction score
1
Trophy points
8
Activity points
709
I want to design an opamp with pmos input pair, does anyone have a copy of its hand calculation?
I can directly make a schematic but it is better to have a calculation first right?

I'm using TSMC 65nm technology.

Please Comment some link or paper about its hand calc.

Ps. Pmos opamp is for my voltage-current converter.
 

Attachments

  • pmosOPA.PNG
    pmosOPA.PNG
    99.7 KB · Views: 122

You can find these calculations in any Analog Circuit Design Textbook.

Here's one more paper with such calculations (for an NMOS-input stage OTA) in medium-to-strong inversion operation. You didn't tell anything about required gain, bandwidth, load, slew-rate, CMRR, PSRR - so I chose this one:

View attachment CMOS_Operational_Amplifier_Calculation.pdf - s. pp. 2-3

Anyway, I think hand calculations can just provide an informative start basis for the design - the following main work is (iterative) simulation - then layout & parasitics extraction, and iterative changes & simulation again.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top