Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Concurrent constructs in Verilog?

Status
Not open for further replies.

samg

Newbie level 4
Joined
Oct 16, 2017
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
57
Hi,

I recently came across this question: Name 5 concurrent constructs in verilog?

All I could come up with was: always blocks (because multiple always blocks operate in parallel).

[whether assignments happen concurrently or not depends on whether they are blocking or non-blocking. So that does not qualify here.]

What are the other concurrent constructs in verilog?

Thanks in advance.
 

"Concurrent assignment" is VHDL not Verilog terminology. "Continuous assignment" is the next equivalent in Verilog.

Also other concurrent statements in VHDL have almost equivalent constructs in Verilog, e.g. module instantiations.
 

Multiple always blocks as well as blocking assignments (describing combinational circuit outside always blocks) executes in parallel.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top