Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The minimation is goal because:
1. The longer clock delay, the higher possibility of more buffer cells --> the higher of power consumption, and the area.
2. The longer clock path delay, there are more negative effect from crosstalk and on-chip-variation ( OCV ) factors.
Please find then Slack calculation formluar for setup and hold with including launch and capture clock delays.
You then can find out how was the effection of clock delay.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
