Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Pin of IC in schematic.

Status
Not open for further replies.
C

carl5

Junior Member level 1
Joined
Dec 29, 2017
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
153
Hi,

Is this VDDIO HAS o/p voltage of 3.3 or it require 3.3v input voltage ?
IC is powered by LDO_IN.

There is no voltage regulator separately shown in big schematic.

Thanks. eda.png
 

Hi,

your very tiny croped picture seems you want to hide the IC name.

Thus it´s impossible for us to answer your question.

--> But you can simply find it on your own: Just read the corresponding datasheet.
If we want to answer it we need to read the datasheet, too.

Klaus
 

Hi,

I am really sorry, I can't share whole schematic due to restriction.

In schematic:
There is only a IC that is connected between battery and power supply and output is labeled with "VBAT". No IC is mentioned for +3.3v, VDDIO pin.

In datasheet:
They have mentioned:

Power Supply:
LDOIN is 3.3V to 5.5V
VDDIO is 3.0V to 3.6V

And also found that voltage of I/O pins are rated when VDDIO is 3.3v.


Do schematic mean that it has only one power supply?

Or they have forgotten to add voltage regulator for VDDIO pin.

I asked to company but it'll take long to answer due to heavy traffic.


Thanks.
 

Are you serious you're expecting to get any answer without even mentioning what IC you are using ?
 

Hi,

impossible to answer without schematic and datasheet.

***
It´s like asking a taxi driver for the cost to visit your friend. But you can´t tell him the addres of your friend because it is a secret place.
A dilemma only you can solve.

Klaus
 

Hi,

No BradtheRed,

Consider this easy explaining image.
eda question2.png

Thanks
 

The VDDIO pin may be a "tap" from an internal LDO
that allows an external decoupling / reservoir for
internal pulse loads and pin load steps.

But really you ought to at least read the datasheet
for yourself as it probably addresses this question,
either in application figures or in description text.
 

Hi,

Pin function:
eda 3.png

This is last text about VDDIO. After this there is no word in schematic/datasheet.

Thanks
 

carl5 said:
This is last text about VDDIO. After this there is no word in schematic/datasheet.
Click to expand...


You are insisting on hiding the device P/N and even so you expect to get some help from others.
 

I suggest you pose your questions to whoever is forcing you to keep this GREAT BIG SECRET. We can't help you.
 

Hello carl5,
It seems to me Pins 13 and 14 are connected to 1uF bypass capacitors and are not directly
connected to any voltage rails.
C12 in Pin 13 with a value of 1uF.
I cannot see the cap number on Pin 14, but that has a value of 1uF as well.
Regards,
Relayer

Sorry guys, I realize this thread was solved, but I didn't want anyone to miss the obvious...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top