Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Asynchronous SAR logic

Status
Not open for further replies.
M

mohamedhany

Newbie level 4
Joined
Feb 25, 2018
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
38
Can anyone explain to me the concept of the asynchronous sar logic. I have seen it in many papers but cannot fully understand how it works. Capture2.JPGCapture1.JPG
The first image is the finite state machine of a one bit asynchronous logic and the second image is a block diagram of the asynchronous sar logic implementation. Can anyone explain them to me?
 

SAR ADC asynchronous logic

I am trying to implement the asynchronous logic for the SAR ADC but I cannot fully grasp its concept. Can anyone help explaining it to me?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top