Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence lint warning: FFWASR

Status
Not open for further replies.

Rajashekar_m

Newbie level 1
Joined
Feb 27, 2018
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
9
Hi am doing LINT analysis for our design using cadence HAL it generates a warning as

halstruct: *W,FFWASR (../../test.v,620|0): Flip-flop 'a47' does not have any asynchronous set or reset.
a47 <= out47;


We designed the logic using synchronous reset mechanism only.
How can i analyze the above warning ?
Can i ignore it?


regards
raj
 

We designed the logic using synchronous reset mechanism only.
Then the warning msg makes sense.

How can i analyze the above warning ?
By looking at your RTL code and comparing it with the translated flop after synthesis.

Can i ignore it?
I don't know your design, so can't comment on it.
 

Hi am doing LINT analysis for our design using cadence HAL it generates a warning as

halstruct: *W,FFWASR (../../test.v,620|0): Flip-flop 'a47' does not have any asynchronous set or reset.
a47 <= out47;


We designed the logic using synchronous reset mechanism only.
How can i analyze the above warning ?
Can i ignore it?


regards
raj

This is why FFWASR is a warning and not an error. It's benign for this design as you know that was not the intention.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top