Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Max transitions and waivers

Status
Not open for further replies.

harpv

Member level 4
Joined
May 30, 2012
Messages
73
Helped
19
Reputation
38
Reaction score
20
Trophy points
1,288
Activity points
1,838
Hi,

I understand that libraries define max_transition setting to indicate the limit of their characterization.
So anything beyond this will be flagged by static timing analysis as violations. In design sometimes if the violations are below a certain threshold they are waived.

There could be many reasons for a waiver like max transition on a cell which is not on a timing critical path, or a static signal with a transition violation etc.

For e.g. say in a slow corner, a buffer input sees a transition of 4.399 when the max_tran is 4.
This violation of .399 is below 10% of the required time and hence it's waived from fixing in the design.

Is it purely library vendor dependent as to whatever this threshold is or is there any general understanding in the industry regarding this so that even if we switch libraries these thresholds will remain?

Thanks
 

It's 100% vendor dependent and has no physical meaning. We can discuss how standard cells are characterized and why having super wide ranges is a bad idea, but that is beyond the topic.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top