Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR to AXI INTERFACE.......

Status
Not open for further replies.

velu.plg

Member level 5
Joined
Jul 30, 2013
Messages
93
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
chennai
Activity points
1,974
DDR Memory have 640x400 data. I need to read each 640bits from DDR memory when I get star bit and stored in 640mb internal memory. After getting each 640 bits in a internal memory in need to write this data in to the same DDR with different write location.
Platform : zync ultrascal+
Part: xczu9eg-ffvc900-2-i
Tool :vivado 2016.4
Am new to this design. kindly provide your support and Which Xilinx AXI IP is good for this project and provide the project flow.

- - - Updated - - -

Here AXI READ&WRITE is my part. I need to read 640bit data from input register and write it to 640bits output register.
 

Assuming that the Xilinx MIG core will be used as the DDR memory controller core, I would suggest you to go through the MIG example_design provided by Xilinx. It can have native or AXI interface. As you have already mentioned AXI, so generate this core with AXI interface.
Then follow the waveforms and understand how the DDR is written and read.

Choose the docs to read from here: https://www.xilinx.com/support/docu...ltrascale-memory-interface-ddr4-ddr3-hub.html
 
I need Xilinx AXI Master IP name with the data width of 64bit. kindly suggest which Xilinx IP can i use.
 

Name- Xilinx Memory Interface Generator (MIG)

Please the the documentation for this IP core first *carefully* (will answer most of your questions).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top