Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ALT_SLD_FAB error in DE1_SoC_SDRAM_Nios_Test project

Status
Not open for further replies.

ukoc

Newbie level 2
Joined
Oct 2, 2016
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
75
Hello,


I have been using Quartus Prime 17.0v. When I compile DE1_SoC_SDRAM_Nios_Test project which is in De1-Soc SystemCD, it gives following errors.


Code dot - [expand]
1
2
3
4
5
6
7
8
9
Error (11176): Set_instance_parameter_value: There is no parameter named DESIGN_HASH on instance alt_sld_fab
Error (11176): Alt_sld_fab.: version not allowed for EModuleProperty, must be in {[DESCRIPTION, NAME, VERSION, MODULE_TCL_FILE, MODULE_DIRECTORY, INTERNAL, HIDE_FROM_SOPC, HIDE_FROM_QSYS, HIDE_FROM_QUARTUS, OPAQUE_ADDRESS_MAP, GROUP, AUTHOR, ICON_PATH, DISPLAY_NAME, DATASHEET_URL, TOP_LEVEL_HDL_FILE, TOP_LEVEL_HDL_MODULE, INSTANTIATE_IN_SYSTEM_MODULE, EDITABLE, VALIDATION_CALLBACK, EDITOR_CALLBACK, ELABORATION_CALLBACK, GENERATION_CALLBACK, COMPOSITION_CALLBACK, PARAMETER_UPGRADE_CALLBACK, OUTDATED_IP_FILE, ANALYZE_HDL, STATIC_TOP_LEVEL_MODULE_NAME, FIX_110_VIP_PATH, SUPPORTED_DEVICE_FAMILIES, REPORT_TO_TALKBACK, ALLOW_GREYBOX_GENERATION, SUPPRESS_WARNINGS, STRUCTURAL_COMPOSITION_CALLBACK, NATIVE_INTERPRETER, PREFERRED_SIMULATION_LANGUAGE, REPORT_HIERARCHY, UPGRADEABLE_FROM]}
Error (12154): Can't elaborate inferred hierarchy "sld_hub:auto_hub"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 32 warnings
Error: Peak virtual memory: 883 megabytes
Error: Processing ended: Fri Mar 02 17:26:26 2018
Error: Elapsed time: 00:00:52
Error: Total CPU time (on all processors): 00:01:22
Error (293001): Quartus Prime Full Compilation was unsuccessful. 5 errors, 32 warnings



As I read on Altera's support for these features SignalTap™ II Logic AnalyzerIn-System Memory Content EditorLogic Analyzer InterfaceNios® II JTAG UARTNios II On-Chip Debugging (OCD) quartus using sld_hub file and I'm using 2 of them.

For this error...
Error (12154): Can't elaborate inferred hierarchy "sld_hub:auto_hub"...
Support says delete ./megafunction folder in archive...
but I cant find this folder in project. This folder is in Quartus Library.
I think there is problem in ALT_SLD_FAB files but I can not solve the problem yet.

I would be glad, if you help.
 
Last edited by a moderator:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top