Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock tree synthesis during Timing ECOs

Status
Not open for further replies.
V

vaibhavgahlot

Newbie level 3
Joined
Oct 7, 2017
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
19
Why CTS is performed during timing ECO flow. As for timing fixation we perform cells sizing, LVT cells insertion and buffer/inv insertion only in the data paths and not in the clk paths. Since, we are not making any changes in the clk path, so why CTS is required again.
 

vaibhavgahlot said:
Why CTS is performed during timing ECO flow. As for timing fixation we perform cells sizing, LVT cells insertion and buffer/inv insertion only in the data paths and not in the clk paths. Since, we are not making any changes in the clk path, so why CTS is required again.
Click to expand...

Please understand that CTS can stretch/shrink clock cycles and will affect timing considerably. It would make sense that you want to change your clock tree to fix timing.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top