Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Via location on power line

Status
Not open for further replies.
Willt

Willt

Member level 5
Joined
Mar 17, 2006
Messages
83
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Hong Kong
Activity points
2,077
Hi guys,

I'm wondering where the via location should be on the power line, considering resistance, current density and fabrication performance.
Take the following picture as an example.
Which one approach do you prefer? Any reason?

Snap 2018-03-01 at 12.01.58.png

Thank you very much for your feedback :grin:

Will
 

From electrical viewpoint (resistance and current density) - the answer depends on the relationship between resistivities - of metal2, metal3, and via between these layers.
As a simple example - if resistance is dominated by via (this is not unrealistic scenario), approach A is better than approach B and C.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top