Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

verilog code for scan d flipflop

Status
Not open for further replies.

Manoranjana789

Newbie level 1
Joined
Feb 27, 2018
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
how to write verilog code for scan d flipflop using 2*1multiplexers as the scan logic .......for dft process...
kindly helpme out in writing the code ...
 

You are adding scan to FPGA FFs? Why? That makes absolutely no sense at all.
 

how to write verilog code for scan d flipflop using 2*1multiplexers as the scan logic .......for dft process...
kindly helpme out in writing the code ...

Question is misguided. There is no need to code flip-flops in RTL. You want the tools to infer them from your code, never to describe the flop functionality yourself. Also doesn't matter if this is for FFT or any other logic, question remains pointless.

Also remember that the components that make up the FPGA fabric have been chosen for you. You can't map to something that isn't there already.
 

how to write verilog code for scan d flipflop using 2*1multiplexers as the scan logic .......for dft process...
I am guessing that you would want this inside the ASIC forum.

Your flops are already inferred from your RTL code.
In ASIC development, The DFT tool replaces the normal flops by scan-flops. Nothing needs to be written in Verilog/VHDL.

kindly helpme out in writing the code ...
Is this some academic exercise and you still want a scan-flop code?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top