Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to remove DRC AAC.C.3 and AA.C..5 errors during the layout...

Status
Not open for further replies.
T

tisheebird

Member level 5
Joined
Feb 23, 2017
Messages
88
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
662
Hello everyone,

I am very new in the layout...Please could someone tell to how to remove AA.C.3 and AA.C.5 DRC errors during the layout...???

Thanks
 

What are AA.C.3 and AA.C.5 DRC errors ?
 

Can you post the error descriptions? They may be errors that can be ignored until you get to the top level of your design.
 

You have not told us what the purport of the errors is.

Presumably they refer back to some groundrule in the
layout groundrules package, which ought to describe
what is wanted.
 

dick_freebird said:
You have not told us what the purport of the errors is.

Presumably they refer back to some groundrule in the
layout groundrules package, which ought to describe
what is wanted.
Click to expand...


Sorry for the late reply..

AA.C.3 Sized AA density also inside NODUMMY region, should be min 0.20, for Window of 100*100 microns (AA.C.3)
: Except where spacing is smaller than 8 Microns.
AA.C.5 AA.C.3 Sized AA density also inside NODUMMY region, should be min 0.20, for Window of 100*100 microns (AA.C.5)
: Except where spacing is smaller than 20 Microns.


Please tell me how to resolve these errors..
 

Add "dummy" transistors in the "white spaces" between
active "real device" regions. These are fine-grained density
rules checks.

You could also, and maybe more so, benefit from putting
ptap unit cells everywhere they will fit, whether or not you
connect them to ground / sub! by wiring - they're a LVS
"freebie" requiring no schematic dummies to match, or
pruning rules.
 

dick_freebird said:
Add "dummy" transistors in the "white spaces" between
active "real device" regions. These are fine-grained density
rules checks.

You could also, and maybe more so, benefit from putting
ptap unit cells everywhere they will fit, whether or not you
connect them to ground / sub! by wiring - they're a LVS
"freebie" requiring no schematic dummies to match, or
pruning rules.
Click to expand...


How to add "dummy" transistors..?? I really don't understand.. my layout is compact now...
 

Then try putting in substrate and well ties. Does your process require AA fill?
 

rangermad said:
Then try putting in substrate and well ties. Does your process require AA fill?
Click to expand...


I have Substrate and well ties...Still I require AA filling...I don't know how to proceed..?
 

Fill in the areas where DRC says you have a problem. Should be easy to do by extending the well and sub ties you already have drawn.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top