Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Integrating UVM testbech with systemC reference model for complex design IP

Status
Not open for further replies.

vijaymails

Newbie level 6
Joined
Mar 9, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,346
Hi All
I need some help regarding systemC reference model integration in UVM.( tool Synopsys VCS)
Which method is good .. systemc model planning to implement cycle accurate.
1) using DPI calls
2) or use TLM ports
3) any other method


Please provide your ideas if its used.

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top