Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synopsys ICC | How to annotate SPEF file and optimize timing

Status
Not open for further replies.
A

as90

Newbie level 4
Joined
Sep 18, 2017
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
39
Hi,

I've a synthesized netlist with a SPEF and SDC file. My design has some small timing violations. I would like to know if there is a command to optimize timing inside ICC? I'm looking for something like:

read_verilog ...
read_sdc ...
read_parasitics ...

optimize_timing ... # is there a command of this sort

I want to optimize in incremental fashion without much worsening the power.

I'm fine with using DC as well. However, I could not get it to annotate parasitics to my design. Net delays were always 0 inside DC.

Regards
Ankur
 

Of course there is. You can start with a simple place_opt. This is covered in any basic tutorial/documentation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top