Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

dissimilarities between timing in placement and route stage???

Status
Not open for further replies.
L

lokeshwari

Newbie level 3
Joined
Feb 3, 2018
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
22
I am using ICC2 and new to physical design , can anyone tell me why am I getting placement timing violations entirely different from my routeopt violations????

Can I enable few appliaction switches in placement stage so that my placement estimation of timing violations will be almost same as my route optimization stage timing violations????

Thanks,

-Lokeshwari
 

check the app option opt.common.use_route_aware_estimation. It should be true.
 

Sir this is already enabled.But still i can see changes in timing violations what could be the reason???
 

lokeshwari said:
Sir this is already enabled.But still i can see changes in timing violations what could be the reason???
Click to expand...

you know some changes are expected, right? post route analysis is much more complete and complex.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top