Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to build the library and CIW for verilogA.

Status
Not open for further replies.
S

samedrezawan

Newbie level 2
Joined
Jan 30, 2018
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
11
hi
how can i simulation veriloga in cadence virtuso 5?
 
Last edited by a moderator:

Re: Spectre VerilogA not recognize "assign" command

im starting to learn verilogA but icant do with cadence 5.
please Tell me how to build the library and CIW for verilogA.
 

There is no "cadence 5".
Use correct terminology.

Can you understand a meaning of "CIW" ?
You can never build "CIW".
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top