Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A small query on this small verilog code ?

Status
Not open for further replies.
H

hcu

Advanced Member level 4
Joined
Feb 28, 2017
Messages
101
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
874
Hello,


how can i write the "second always block" to look as a "first always block". I tried with a "for loop" but the simulator returns error.
my intent is to reduce the no.of lines.

Here a sample code:
Code: 
module example(
    
	 input clk,
	 input rst,
	 input vld,
	 input [15:0] data_in,
	 output reg data_out
	 );
	 
reg [3:0] delta [3:0];	
reg [3:0] beta [3:0];	
integer i;

//first block
	always@(posedge clk)
		if(vld)
			begin
					delta[0] <= data_in[3:0];
					delta[1] <= data_in[7:4];
					delta[2] <= data_in[11:8];
					delta[3] <= data_in[15:12];
			 end
//second block
	always@(posedge clk)
		if(vld)
			begin
				for(i=0;i<=3;i=i+1) begin
					beta[i] <= data_in[(4*(i+1))-1:(4*i)] ;
				end
			end
endmodule


suggest me the way, In my real scenario .i have to do it for about 100's of lines at various locations.
 
Last edited:

One of these options will work:
Option 1: Use a geerate
Code Verilog - [expand]
1
2
3
4
5
6
7
8
9

//integer i;
 
generate genvar i;
  for (i=0;i<3;i=i+1) begin
    always @(posedge clk)
      if (vld)
        beta[i] <= data_in[4*(i+1))-1:(4*i)];
  end
endgenerate


Option 2: use the proper bit slice operation to ensure the slice width is a constant...
Code Verilog - [expand]
1
2
3
4
5
6
7

integer i;
 
  always @(posedge clk)
    if (vld)
      for (i=0;i<3;i=i+1) begin
        beta[i] <= data_in[4*i +:4];
      end
 

Can be done without a for loop in SystemVerilog

Code: 
[FONT=Courier New]beta <= {<<4{data_in}};[/FONT]

Even simpler if you change the array declaration ordering of beta

Code: 
[FONT=Courier New]reg [3:0] beta [0:3];	

beta <= {>>{data_in}};[/FONT]
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top